14-1 A 195mW, 9.1MVertices/s Fully Programmable 3D Graphics Processor for Low Power Mobile Devices
نویسندگان
چکیده
A 195mW, 9.1Mvertices/s fully programmable 3D graphics engine is designed and implemented in 0.13μm CMOS process for mobile devices. The power-optimized unified shader architecture provides high performance programmable vertex shading and programmable pixel shading with 35% area and 28% power reduction. The logarithmic lighting engine and specialized lighting instruction improves the vertex throughput to 9.1Mvertices/s including full OpenGL lighting, which is 2.5 times higher performance compared with previous works. The 3D graphics engine was successfully demonstrated on the system evaluation board.
منابع مشابه
21-3 A 152mW Mobile Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG
We present a 152mW multimedia SoC with MPEG4 codec, H.264 decoder, JPEG codec and fully programmable 3D graphics for mobile applications. The unified shader in 3D graphics engine provides fully programmable 3D graphics with 35% area and 28% power reduction. Logarithmic lighting engine and the specialized lighting instruction give 9.1Mvertices/s vertex fill rate. The merged JPEG/MPEG4 codec and ...
متن کاملA Low-Power Implementation of
For mobile 3D graphics systems, even though performance requirements are met, an efficient power management is even more important for battery-powered mobile devices since they require a large number of arithmetic operations as well as a high frequency of memory accesses. According to the analysis of the power consumption of mobile 3D graphics pipelines and the slacks across the pipeline stages...
متن کاملIsscc 2007 / Session 15 / Multimedia and Parallel Signal Processors
Real-time 3D graphics have been widely adopted on handheld devices such as cellular phones and PDAs with high performance processors consuming only limited power [1-3]. Recently, a vertex shader of 120Mvertices/s and 106mW at 60fps was presented [3], but it consumed a large silicon area of 1.5M transistors to integrate 16 floating-point multipliers for the fast matrix multiplications required. ...
متن کاملSuitability of tile-based rendering for low-power 3d graphics accelerators
I n this dissertation, we address low-power high performance 3D graphics accelerator architectures. The purpose of these accelerators is to relieve the burden of graphical computations from the main processor and also to achieve a better energy efficiency than can be achieved by executing these computations on the main processor. Since external data traffic is a major source of power consumptio...
متن کاملDesign and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007